

Video apparatus, notably video decoder, and process for memory control in such an apparatus

5 A video apparatus has a digital decoder having a first memory on an internal bus and linked to an OSD circuit and to a second memory via a main bus.

The video apparatus comprises means for realising a DMA transfer between the first memory and the second memory.

A process for controlling such a video apparatus is also described.

10